1/2 data briefing ST16ST2G smartcard mcu with up to 16352 bytes eeprom & t2g authentication library this is brief data from stmicroelectronics. details are subject to change without notice. for complete data, please contact your nearest sales office or smartcard products divison, rousset, france. fax: (+33) 4 42 68 87 29 n 8 bit architecture cpu n 15 k bytes of user rom sector combinative n 1 k byte of t2g authentication library n 1.5 k byte of system rom n 384 bytes of ram n up to 16352 bytes of eeprom, sector combinative C highly reliable cmos eeprom technology C 10 year data retention C 300,000 erase/write cycle endurance C protected one time programmable block (32 or 64 bytes) C 1 to 32 bytes block either erase or write in single cycle programming n extended voltage operation Cv cc range: 2.7v to 5.5v n serial access, iso 7816-3 compatible n power saving standby mode n up to 5 mhz internal operating frequency n very high security features including eeprom flash erase n contact assignment compatible iso 7816-2 n esd protection greater than 5000v n 2 operating configurations Cissuer C user n unique serial number on each die figure 1. delivery form t2g specific features n anticlone function by france telecom * n france telecom licence n t2g authentication library to build security module for st133x/5x chips n dedicated software tools n t2g authentication library C emulator with pseudo-acf C manager with full acf C system rom library * anticlone function = acf wafer micromodule (d3) 3 3 3 3 september 2000
ST16ST2G 2/2 description the ST16ST2G, a member of the standard st16 device family, is a serial access microcontroller es- pecially designed for high volume and cost com- petitive smartcard applications where firmware se- curity algorithm must be implemented. the ST16ST2G is based on 8 bit cpu core and in- cludes on chip memories: 384 bytes of ram, 15 k bytes of user rom, 1.5 k byte of system rom, and up to 16352 bytes of eeprom. the ST16ST2G also includes 1 kbyte of t2g authen- tication library. both rom and eeprom memories can be config- ured into two sectors. access rules from any mem- ory section or sector to any other are set-up by the users defined memory access control matrix (macm). reliability data related to the ST16ST2G product manufactured using stmicroelectronics advanced cmos eeprom technology confirm data reten- tion up to 10 years and endurance up to 300,000 erase/write cycles. as all other st16 family members, the ST16ST2G is fully compatible with the iso standards for smartcard applications. software development (rom code, options) can be completed by the st16-19hdse development system. the ST16ST2G can be delivered either in unsawn or sawn wafers, 180 or 275 micron thickness as well as in micromodule package. figure 2. block diagram scp 102b/ds memory access control matrix cpu bytes serial i/0's interface number generator internal bus ram sect. a sect. b sector a sector b sectors combin. rom v generation eeprom sectors combinative rst gnd v i/o1 clk system rom sect. s security logic i/o2 pp cc 8 bit 384 1.5 k byte 15 k bytes up to 16352 bytes
|
